mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-20 14:20:32 +00:00
11 lines
477 B
Text
11 lines
477 B
Text
read_verilog ../common/logic.v
|
|
hierarchy -top top
|
|
proc
|
|
equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
select -assert-count 1 t:AL_MAP_LUT1
|
|
select -assert-count 6 t:AL_MAP_LUT2
|
|
select -assert-count 2 t:AL_MAP_LUT4
|
|
select -assert-none t:AL_MAP_LUT1 t:AL_MAP_LUT2 t:AL_MAP_LUT4 %% t:* %D
|