mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 20:18:20 +00:00
6 lines
126 B
Verilog
6 lines
126 B
Verilog
(* abc_box_id = 1 *)
|
|
module SB_CARRY (output CO, input CI, I0, I1);
|
|
assign CO = (I0 && I1) || ((I0 || I1) && CI);
|
|
endmodule
|
|
|