This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-28 10:19:26 +00:00
Code
Activity
769ebf4cb1
yosys
/
frontends
History
N. Engelhardt
8bdbf797d0
Merge pull request
#5017
from YosysHQ/micko/ram_blasting
2025-04-28 13:33:48 +00:00
..
aiger
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
aiger2
aiger2: Clean debug print
2024-12-10 14:27:55 +01:00
ast
simplify: fix struct wiretype attr memory leak
2025-04-25 01:00:08 +02:00
blif
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
json
fix handling of escaped chars in json backend and frontend
2022-02-18 17:13:09 +01:00
liberty
Liberty file caching with new
libcache
command
2025-04-03 13:39:35 +02:00
rpc
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
rtlil
read_rtlil: warn on assigns after switches in case rules
2024-11-21 22:41:13 +01:00
verific
verific: bit blast RAM if using mem2reg attribute
2025-04-14 15:24:11 +02:00
verilog
read_verilog_file_list: change short help message to start with lower case
2025-04-08 13:20:16 +02:00