mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 20:38:44 +00:00
7608985d2c
I also removed the unnecessary shadowing of `width_hint` and `sign_hint` in the corresponding case in `simplify()`.
12 lines
173 B
Systemverilog
12 lines
173 B
Systemverilog
module top(
|
|
output logic [5:0] out
|
|
);
|
|
always_comb begin
|
|
out = '0;
|
|
case (1'b1 << 1)
|
|
2'b10: out = '1;
|
|
default: out = '0;
|
|
endcase
|
|
end
|
|
endmodule
|