mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-17 18:06:41 +00:00
26 lines
683 B
Text
26 lines
683 B
Text
read_verilog rams_sp_wf.v
|
|
hierarchy -top rams_sp_wf
|
|
proc
|
|
memory -nomap
|
|
equiv_opt -run :prove -map +/xilinx/cells_sim.v synth_xilinx
|
|
memory
|
|
opt -full
|
|
|
|
# TODO
|
|
#equiv_opt -run prove: -assert null
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
|
#sat -verify -prove-asserts -tempinduct -show-inputs -show-outputs miter
|
|
|
|
design -load postopt
|
|
cd rams_sp_wf
|
|
stat
|
|
#Vivado synthesizes 1 RAMB18E1.
|
|
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 16 t:FDRE
|
|
select -assert-count 44 t:LUT5
|
|
select -assert-count 38 t:LUT6
|
|
select -assert-count 10 t:MUXF7
|
|
select -assert-count 128 t:RAM128X1D
|
|
|
|
select -assert-none t:BUFG t:LUT2 t:FDRE t:LUT5 t:LUT6 t:MUXF7 t:RAM128X1D %% t:* %D
|