3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 18:31:51 +00:00
yosys/backends/cxxrtl
whitequark 74e3ac2449
Merge pull request #2126 from whitequark/cxxrtl-non-ext-logic-ops
cxxrtl: ignore cell input signedness when it is irrelevant
2020-06-09 09:54:09 +00:00
..
cxxrtl.h cxxrtl: ignore cell input signedness when it is irrelevant. 2020-06-09 07:26:13 +00:00
cxxrtl_backend.cc cxxrtl: ignore cell input signedness when it is irrelevant. 2020-06-09 07:26:13 +00:00
cxxrtl_capi.cc cxxrtl: add a C API for writing VCD dumps. 2020-06-07 03:48:00 +00:00
cxxrtl_capi.h cxxrtl: emit debug information for constant wires. 2020-06-08 17:29:08 +00:00
cxxrtl_vcd.h cxxrtl: don't check immutable values for changes in VCD writer. 2020-06-08 17:38:11 +00:00
cxxrtl_vcd_capi.cc cxxrtl: add missing namespace. 2020-06-09 06:26:43 +00:00
cxxrtl_vcd_capi.h cxxrtl: add a C API for writing VCD dumps. 2020-06-07 03:48:00 +00:00
Makefile.inc cxxrtl: rename cxxrtl.cc→cxxrtl_backend.cc. 2020-06-07 03:48:40 +00:00