mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-09 07:33:25 +00:00
Code Activity
yosys/frontends/verilog
History
Emil J. Tywoniak 73122921f5 ast, read_verilog: ownership in AST, use C++ styles for parser and lexer
2025-05-23 20:19:40 +02:00
..
.gitignore ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-05-23 20:19:40 +02:00
const2ast.cc ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-05-23 20:19:40 +02:00
Makefile.inc ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-05-23 20:19:40 +02:00
preproc.cc set default_nettype to wire for resetall 2022-08-10 13:28:19 +02:00
preproc.h verilog: save and restore overwritten macro arguments 2021-07-28 21:52:16 -04:00
verilog_frontend.cc ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-05-23 20:19:40 +02:00
verilog_frontend.h ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-05-23 20:19:40 +02:00
verilog_lexer.l ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-05-23 20:19:40 +02:00
verilog_parser.y ast, read_verilog: ownership in AST, use C++ styles for parser and lexer 2025-05-23 20:19:40 +02:00