mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-09 23:52:03 +00:00
7302bf9a66
In order to support unsized constants being used as parameters, the `const` struct needs to know if it is unsized (so that the parameter can be used to set the size). Add unsized flag to param value serialization and rtlil back-/front-end. Add cell params to `tests/rtlil/everything.v`.
57 lines
914 B
Verilog
57 lines
914 B
Verilog
module alu(
|
|
input clk,
|
|
input [7:0] A,
|
|
input [7:0] B,
|
|
input [3:0] operation,
|
|
output reg [7:0] result,
|
|
output reg CF,
|
|
output reg ZF,
|
|
output reg SF
|
|
);
|
|
|
|
localparam ALU_OP_ADD = 4'b0000;
|
|
localparam ALU_OP_SUB = 4'b0001;
|
|
|
|
reg [8:0] tmp;
|
|
|
|
always @(posedge clk)
|
|
begin
|
|
case (operation)
|
|
ALU_OP_ADD :
|
|
tmp = A + B;
|
|
ALU_OP_SUB :
|
|
tmp = A - B;
|
|
endcase
|
|
|
|
CF <= tmp[8];
|
|
ZF <= tmp[7:0] == 0;
|
|
SF <= tmp[7];
|
|
|
|
result <= tmp[7:0];
|
|
end
|
|
endmodule
|
|
|
|
module foo(
|
|
input [7:0] a, input [7:0] b, output [7:0] y
|
|
);
|
|
wire [7:0] bb;
|
|
assign b = bb;
|
|
assign y = a + bb;
|
|
endmodule
|
|
|
|
module set_param #(
|
|
parameter [3:0] VALUE = 1'bx
|
|
) (
|
|
output logic [3:0] out
|
|
);
|
|
assign out = VALUE;
|
|
endmodule
|
|
|
|
module use_param (
|
|
output logic [3:0] a, b, c, d
|
|
);
|
|
set_param #($signed(1)) spa (a);
|
|
set_param #('1) spb (b);
|
|
set_param #(1.1) spc (c);
|
|
set_param #(1'b1) spd (d);
|
|
endmodule
|