3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
yosys/frontends/ast
whitequark 72ae15c77c
Merge pull request #2632 from zachjs/width-limit
verilog: impose limit on maximum expression width
2021-03-07 03:45:41 -08:00
..
ast.cc sv: fix some edge cases for unbased unsized literals 2021-03-06 15:20:34 -05:00
ast.h frontend: Make helper functions for printing locations. 2021-02-23 23:51:52 +01:00
dpicall.cc dpi: Support for chandle type 2021-01-23 22:24:31 +00:00
genrtlil.cc verilog: impose limit on maximum expression width 2021-03-04 15:20:52 -05:00
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
simplify.cc sv: fix some edge cases for unbased unsized literals 2021-03-06 15:20:34 -05:00