mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-23 12:23:32 +00:00
9 lines
120 B
Verilog
9 lines
120 B
Verilog
// edge case for carry shifting
|
|
|
|
module add_1bit(
|
|
input a, b, c,
|
|
output [1:0] y
|
|
);
|
|
assign y = a + b + c;
|
|
endmodule
|
|
|