mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
243 lines
8.1 KiB
Plaintext
243 lines
8.1 KiB
Plaintext
pattern fixed
|
|
|
|
state <IdString> clk_port en_port
|
|
udata <vector<Cell*>> chain longest_chain
|
|
udata <pool<Cell*>> non_first_cells
|
|
udata <int> minlen
|
|
udata <dict<std::pair<IdString,IdString>,Const>> default_params
|
|
|
|
code
|
|
non_first_cells.clear();
|
|
subpattern(setup);
|
|
endcode
|
|
|
|
match first
|
|
select first->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, \FDRE, \FDRE_1)
|
|
select !first->has_keep_attr()
|
|
select !first->type.in(\FDRE) || !first->hasParam(\IS_R_INVERTED) || !param(first, \IS_R_INVERTED).as_bool()
|
|
select !first->type.in(\FDRE) || !first->hasParam(\IS_D_INVERTED) || !param(first, \IS_D_INVERTED).as_bool()
|
|
select !first->type.in(\FDRE, \FDRE_1) || port(first, \R) == State::S0
|
|
filter !non_first_cells.count(first)
|
|
//generate
|
|
// SigSpec A = module->addWire(NEW_ID);
|
|
// SigSpec B = module->addWire(NEW_ID);
|
|
// SigSpec Y = module->addWire(NEW_ID);
|
|
// switch (rng(3))
|
|
// {
|
|
// case 0:
|
|
// module->addAndGate(NEW_ID, A, B, Y);
|
|
// break;
|
|
// case 1:
|
|
// module->addOrGate(NEW_ID, A, B, Y);
|
|
// break;
|
|
// case 2:
|
|
// module->addXorGate(NEW_ID, A, B, Y);
|
|
// break;
|
|
// }
|
|
endmatch
|
|
|
|
code clk_port en_port
|
|
if (first->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, \FDRE, \FDRE_1))
|
|
clk_port = \C;
|
|
else log_abort();
|
|
if (first->type.in($_DFF_N_, $_DFF_P_))
|
|
en_port = IdString();
|
|
else if (first->type.in($_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_))
|
|
en_port = \E;
|
|
else if (first->type.in(\FDRE, \FDRE_1))
|
|
en_port = \CE;
|
|
else log_abort();
|
|
|
|
longest_chain.clear();
|
|
chain.push_back(first);
|
|
subpattern(tail);
|
|
finally
|
|
chain.pop_back();
|
|
log_assert(chain.empty());
|
|
if (GetSize(longest_chain) >= minlen)
|
|
accept;
|
|
endcode
|
|
|
|
// ------------------------------------------------------------------
|
|
|
|
subpattern setup
|
|
arg clk_port
|
|
arg en_port
|
|
|
|
match first
|
|
select first->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, \FDRE, \FDRE_1)
|
|
select !first->has_keep_attr()
|
|
select !first->type.in(\FDRE) || !first->hasParam(\IS_R_INVERTED) || !param(first, \IS_R_INVERTED).as_bool()
|
|
select !first->type.in(\FDRE) || !first->hasParam(\IS_D_INVERTED) || !param(first, \IS_D_INVERTED).as_bool()
|
|
select !first->type.in(\FDRE, \FDRE_1) || port(first, \R) == State::S0
|
|
endmatch
|
|
|
|
code clk_port en_port
|
|
if (first->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, \FDRE, \FDRE_1))
|
|
clk_port = \C;
|
|
else log_abort();
|
|
if (first->type.in($_DFF_N_, $_DFF_P_))
|
|
en_port = IdString();
|
|
else if (first->type.in($_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_))
|
|
en_port = \E;
|
|
else if (first->type.in(\FDRE, \FDRE_1))
|
|
en_port = \CE;
|
|
else log_abort();
|
|
endcode
|
|
|
|
match next
|
|
select next->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, \FDRE, \FDRE_1)
|
|
select !next->has_keep_attr()
|
|
select !port(next, \D)[0].wire->get_bool_attribute(\keep)
|
|
select nusers(port(next, \Q)) == 2
|
|
select !next->type.in(\FDRE, \FDRE_1) || port(next, \R) == State::S0
|
|
index <IdString> next->type === first->type
|
|
index <SigBit> port(next, \Q) === port(first, \D)
|
|
filter port(next, clk_port) == port(first, clk_port)
|
|
filter en_port == IdString() || port(next, en_port) == port(first, en_port)
|
|
filter !next->type.in(\FDRE) || !first->hasParam(\IS_C_INVERTED) || (next->hasParam(\IS_C_INVERTED) && param(next, \IS_C_INVERTED).as_bool() == param(first, \IS_C_INVERTED).as_bool())
|
|
filter !next->type.in(\FDRE) || !first->hasParam(\IS_D_INVERTED) || (next->hasParam(\IS_D_INVERTED) && param(next, \IS_D_INVERTED).as_bool() == param(first, \IS_D_INVERTED).as_bool())
|
|
filter !next->type.in(\FDRE) || !first->hasParam(\IS_R_INVERTED) || (next->hasParam(\IS_R_INVERTED) && param(next, \IS_R_INVERTED).as_bool() == param(first, \IS_R_INVERTED).as_bool())
|
|
filter !next->type.in(\FDRE, \FDRE_1) || port(next, \R) == port(first, \R)
|
|
endmatch
|
|
|
|
code
|
|
non_first_cells.insert(next);
|
|
endcode
|
|
|
|
// ------------------------------------------------------------------
|
|
|
|
subpattern tail
|
|
arg first
|
|
arg clk_port
|
|
arg en_port
|
|
|
|
match next
|
|
semioptional
|
|
select next->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, \FDRE, \FDRE_1)
|
|
select !next->has_keep_attr()
|
|
select !port(next, \D)[0].wire->get_bool_attribute(\keep)
|
|
select nusers(port(next, \Q)) == 2
|
|
index <IdString> next->type === chain.back()->type
|
|
index <SigBit> port(next, \Q) === port(chain.back(), \D)
|
|
filter port(next, clk_port) == port(first, clk_port)
|
|
filter en_port == IdString() || port(next, en_port) == port(first, en_port)
|
|
filter !next->type.in(\FDRE) || !first->hasParam(\IS_C_INVERTED) || (next->hasParam(\IS_C_INVERTED) && param(next, \IS_C_INVERTED).as_bool() == param(first, \IS_C_INVERTED).as_bool())
|
|
filter !next->type.in(\FDRE) || !first->hasParam(\IS_D_INVERTED) || (next->hasParam(\IS_D_INVERTED) && param(next, \IS_D_INVERTED).as_bool() == param(first, \IS_D_INVERTED).as_bool())
|
|
filter !next->type.in(\FDRE) || !first->hasParam(\IS_R_INVERTED) || (next->hasParam(\IS_R_INVERTED) && param(next, \IS_R_INVERTED).as_bool() == param(first, \IS_R_INVERTED).as_bool())
|
|
filter !next->type.in(\FDRE, \FDRE_1) || port(next, \R) == port(first, \R)
|
|
//generate 10
|
|
// SigSpec A = module->addWire(NEW_ID);
|
|
// SigSpec B = module->addWire(NEW_ID);
|
|
// SigSpec Y = port(chain.back().first, chain.back().second);
|
|
// Cell *c = module->addAndGate(NEW_ID, A, B, Y);
|
|
// c->type = chain.back().first->type;
|
|
endmatch
|
|
|
|
code
|
|
if (next) {
|
|
chain.push_back(next);
|
|
subpattern(tail);
|
|
} else {
|
|
if (GetSize(chain) > GetSize(longest_chain))
|
|
longest_chain = chain;
|
|
}
|
|
finally
|
|
if (next)
|
|
chain.pop_back();
|
|
endcode
|
|
|
|
// -----------
|
|
|
|
pattern variable
|
|
|
|
state <IdString> clk_port en_port
|
|
state <int> shiftx_width
|
|
state <int> slice
|
|
udata <int> minlen
|
|
udata <vector<pair<Cell*,int>>> chain
|
|
udata <pool<SigBit>> chain_bits
|
|
|
|
code
|
|
chain_bits.clear();
|
|
endcode
|
|
|
|
match shiftx
|
|
select shiftx->type.in($shiftx)
|
|
select !shiftx->has_keep_attr()
|
|
select param(shiftx, \Y_WIDTH).as_int() == 1
|
|
filter param(shiftx, \A_WIDTH).as_int() >= minlen
|
|
endmatch
|
|
|
|
code shiftx_width
|
|
shiftx_width = param(shiftx, \A_WIDTH).as_int();
|
|
endcode
|
|
|
|
match first
|
|
select first->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, $dff, $dffe)
|
|
select !first->has_keep_attr()
|
|
slice idx GetSize(port(first, \Q))
|
|
select nusers(port(first, \Q)[idx]) <= 2
|
|
index <SigBit> port(first, \Q)[idx] === port(shiftx, \A)[shiftx_width-1]
|
|
set slice idx
|
|
endmatch
|
|
|
|
code clk_port en_port
|
|
if (first->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_))
|
|
clk_port = \C;
|
|
else if (first->type.in($dff, $dffe))
|
|
clk_port = \CLK;
|
|
else log_abort();
|
|
if (first->type.in($_DFF_N_, $_DFF_P_, $dff))
|
|
en_port = IdString();
|
|
else if (first->type.in($_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_))
|
|
en_port = \E;
|
|
else if (first->type.in($dffe))
|
|
en_port = \EN;
|
|
else log_abort();
|
|
|
|
chain.emplace_back(first, slice);
|
|
subpattern(tail);
|
|
finally
|
|
if (GetSize(chain) == shiftx_width)
|
|
accept;
|
|
chain.clear();
|
|
endcode
|
|
|
|
// ------------------------------------------------------------------
|
|
|
|
subpattern tail
|
|
arg first
|
|
arg shiftx
|
|
arg shiftx_width
|
|
arg slice
|
|
arg clk_port
|
|
arg en_port
|
|
|
|
match next
|
|
semioptional
|
|
select next->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_, $dff, $dffe)
|
|
select !next->has_keep_attr()
|
|
select !port(next, \D)[0].wire->get_bool_attribute(\keep)
|
|
slice idx GetSize(port(next, \Q))
|
|
select nusers(port(next, \Q)[idx]) <= 3
|
|
index <IdString> next->type === chain.back().first->type
|
|
index <SigBit> port(next, \Q)[idx] === port(chain.back().first, \D)[chain.back().second]
|
|
index <SigBit> port(next, \Q)[idx] === port(shiftx, \A)[shiftx_width-1-GetSize(chain)]
|
|
filter port(next, clk_port) == port(first, clk_port)
|
|
filter en_port == IdString() || port(next, en_port) == port(first, en_port)
|
|
filter !next->type.in($dff, $dffe) || param(next, \CLK_POLARITY).as_bool() == param(first, \CLK_POLARITY).as_bool()
|
|
filter !next->type.in($dffe) || param(next, \EN_POLARITY).as_bool() == param(first, \EN_POLARITY).as_bool()
|
|
filter !chain_bits.count(port(next, \D)[idx])
|
|
set slice idx
|
|
endmatch
|
|
|
|
code
|
|
if (next) {
|
|
chain_bits.insert(port(next, \Q)[slice]);
|
|
chain.emplace_back(next, slice);
|
|
if (GetSize(chain) < shiftx_width)
|
|
subpattern(tail);
|
|
}
|
|
endcode
|