mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-15 03:35:40 +00:00
17 lines
390 B
Systemverilog
17 lines
390 B
Systemverilog
module opt_compact_prefix_addneg (
|
|
input logic [15:0] disable_in,
|
|
input logic [15:0] data_in,
|
|
output logic [15:0] mask
|
|
);
|
|
always_comb begin
|
|
mask = '0;
|
|
for (int I = 8, indx = 8; I > 0; I--) begin
|
|
if (disable_in[I-1]) begin
|
|
mask[I-1] = 1'b0;
|
|
end else begin
|
|
mask[I-1] = data_in[indx-1];
|
|
indx = indx + -1;
|
|
end
|
|
end
|
|
end
|
|
endmodule
|