..
aiger
arch
Update tests
2023-03-20 09:58:41 +01:00
asicworld
bind
Add support for parsing the SystemVerilog 'bind' construct
2021-07-16 09:31:39 -04:00
blif
Adding check for BLIF names command input plane size.
2022-08-21 23:18:20 -05:00
bram
Fix the tests we just broke
2021-12-10 00:22:37 +01:00
errors
fsm
hana
liberty
lut
memfile
memlib
More tests in memlib/generate.py
2023-02-21 05:23:15 +13:00
memories
Fix the tests we just broke
2021-12-10 00:22:37 +01:00
opt
simplemap: Map $xnor to $_XNOR_ cells
2022-11-29 19:06:45 +01:00
opt_share
proc
proc_rom: Add special handling of const-0 address bits.
2022-05-18 17:32:30 +02:00
realmath
rpc
sat
Proper example code
2022-03-14 15:39:11 +01:00
select
share
sim
Replace GNU specific invocation of basename(1) with the equivalent
2022-10-23 11:02:18 +13:00
simple
verilog: Support module-scoped task/function calls
2022-10-29 15:14:11 -04:00
simple_abc9
smv
sva
verific: Use new value change logic also for $stable of wide signals.
2022-05-11 13:05:27 +02:00
svinterfaces
Resolve package types in interfaces ( #3658 )
2023-02-12 18:25:39 -05:00
svtypes
Added test for dynamic indexing within struct members
2023-03-08 20:25:39 +01:00
techmap
add pmux option to bmuxmap for better fsm detection with verific frontend
2023-01-30 16:12:53 +01:00
tools
support file locations containing spaces
2022-08-08 20:30:50 +02:00
unit
various
Merge pull request #3646 from YosysHQ/lofty/fix-3591
2023-02-27 16:26:57 +01:00
verific
verific: Fix enum_values support and signed attribute values
2023-03-15 09:51:36 +01:00
verilog
verilog: Support void functions
2023-03-20 12:52:46 +01:00
vloghtb
Use HTTPS for website links, gatecat email
2021-06-09 12:16:56 +02:00
xprop
xprop tests: Make iverilog invocation more portable
2023-02-13 16:54:11 +01:00
gen-tests-makefile.sh
Out of bounds checking for struct/union members
2023-02-19 23:25:08 +01:00