This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-07-27 17:42:47 +00:00
Code
Activity
6dbe1d4c92
yosys
/
frontends
History
Clifford Wolf
6dbe1d4c92
Add "verific -extnets"
2017-07-25 14:53:11 +02:00
..
ast
Fix generation of vlogtb output in yosys-smtbmc for "rand reg" and "rand const reg"
2017-06-07 12:30:24 +02:00
blif
Fix "read_blif -wideports" handling of cells with wide ports
2017-07-21 16:21:12 +02:00
ilang
json
Add attributes and parameter support to JSON front-end
2017-07-10 13:17:38 +02:00
liberty
verific
Add "verific -extnets"
2017-07-25 14:53:11 +02:00
verilog
Add a paragraph about pre-defined macros to read_verilog help message
2017-07-21 14:34:53 +02:00
vhdl2verilog