mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-27 14:37:55 +00:00
This should remove instances of zero-width sigspecs in the netlist, avoiding problems in the Verilog backend with emitting them. See #3103. |
||
---|---|---|
.. | ||
Makefile.inc | ||
verilog_backend.cc |