This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-15 13:28:59 +00:00
Code
Activity
6d4b6b1e69
yosys
/
tests
/
arch
History
Diego H
1c96345587
Renaming BRAM memory tests for the sake of uniformity
2019-12-13 09:33:18 -06:00
..
anlogic
Fixed tests
2019-11-11 15:41:33 +01:00
common
Renaming BRAM memory tests for the sake of uniformity
2019-12-13 09:33:18 -06:00
ecp5
Fixed tests
2019-11-11 15:41:33 +01:00
efinix
Fixed tests
2019-11-11 15:41:33 +01:00
gowin
update test
2019-12-03 16:56:15 +01:00
ice40
unmap $__ICE40_CARRY_WRAPPER in test
2019-12-09 14:20:35 -08:00
xilinx
Renaming BRAM memory tests for the sake of uniformity
2019-12-13 09:33:18 -06:00
run-test.sh
Add simcells.v, simlib.v, and some output
2019-06-27 11:13:49 -07:00