3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-18 13:30:28 +00:00
yosys/techlibs/common
2020-06-30 15:32:06 +02:00
..
.gitignore
abc9_map.v
abc9_model.v
abc9_unmap.v abc9_ops: -reintegrate use SigMap to remove (* init *) from $_DFF_[NP]_ 2020-05-29 17:17:40 -07:00
adff2dff.v
cellhelp.py
cells.lib
cmp2lcu.v
cmp2lut.v
dff2ff.v
gate2lut.v
gen_fine_ffs.py simcells: Fix reset polarity for $_DLATCH_???_ cells. 2020-06-30 15:32:06 +02:00
Makefile.inc
mul2dsp.v
pmux2mux.v
prep.cc Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
simcells.v simcells: Fix reset polarity for $_DLATCH_???_ cells. 2020-06-30 15:32:06 +02:00
simlib.v Add new builtin FF types 2020-06-23 15:40:02 +02:00
synth.cc Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
techmap.v Add new FF types to simplemap. 2020-06-23 15:40:02 +02:00