mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-08 15:25:08 +00:00
Code Activity
yosys/frontends/verilog
History
Kazuki Sakamoto 185bbbe681 static cast: support changing size and signedness 
Support SystemVerilog Static Cast
- size
- signedness
- (type is not supposted yet)

Fix #535
2020-06-19 17:39:20 -07:00
..
.gitignore Add "make coverage" 2018-08-27 14:22:21 +02:00
const2ast.cc Replacing log_error for log_file_error due consistency 2020-03-31 12:01:29 -06:00
Makefile.inc Add one mode dependency 2020-03-19 16:53:40 +01:00
preproc.cc MSVC does not understand __builtin_unreachable 2020-06-17 15:10:08 +02:00
preproc.h Add support for SystemVerilog-style `define to Verilog frontend 2020-03-27 16:08:26 +00:00
verilog_frontend.cc Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
verilog_frontend.h frontend: cleanup to use more ID::*, more dict<> instead of map<> 2020-05-04 10:48:37 -07:00
verilog_lexer.l static cast: support changing size and signedness 2020-06-19 17:39:20 -07:00
verilog_parser.y static cast: support changing size and signedness 2020-06-19 17:39:20 -07:00