mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-25 07:13:42 +00:00
Code Activity
yosys/frontends/verilog
History
Clifford Wolf f4abc21d8a Add "whitebox" attribute, add "read_verilog -wb" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-18 17:45:47 +02:00
..
.gitignore Add "make coverage" 2018-08-27 14:22:21 +02:00
const2ast.cc
Makefile.inc Build Verilog parser with -DYYMAXDEPTH=100000, fixes #906 2019-03-29 16:32:44 +01:00
preproc.cc
verilog_frontend.cc Add "whitebox" attribute, add "read_verilog -wb" 2019-04-18 17:45:47 +02:00
verilog_frontend.h Add "whitebox" attribute, add "read_verilog -wb" 2019-04-18 17:45:47 +02:00
verilog_lexer.l Fix handling of cases that look like sva labels, fixes #862 2019-03-10 16:27:18 -07:00
verilog_parser.y Add "whitebox" attribute, add "read_verilog -wb" 2019-04-18 17:45:47 +02:00