This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-07 18:05:24 +00:00
Code
Activity
6bc94b7eb2
yosys
/
frontends
History
Clifford Wolf
6bc94b7eb2
Don't blow up constants unneccessarily in Verilog frontend
2014-02-24 12:41:25 +01:00
..
ast
Don't blow up constants unneccessarily in Verilog frontend
2014-02-24 12:41:25 +01:00
ilang
renamed ilang "scope error" to "ilang error"
2014-02-11 19:17:07 +01:00
liberty
Added ff and latch support to read_liberty
2014-02-15 19:44:19 +01:00
verilog
Added Verilog support for "`default_nettype none"
2014-02-17 14:28:52 +01:00
vhdl2verilog
Added vhdl2verilog
2014-02-21 18:59:49 +01:00