mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
6b5fbe37f0
If a cell starts with undefined inputs and the value of those inputs is never changed, `sim` code will never evaluate that cell. This means its output will be left at undefined, but in some edge cases such cell can evaluate to a defined value. To address those cases evaluate all cells at least once. |
||
|---|---|---|
| .. | ||
| cmds | ||
| equiv | ||
| fsm | ||
| hierarchy | ||
| memory | ||
| opt | ||
| pmgen | ||
| proc | ||
| sat | ||
| techmap | ||
| tests | ||