mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-21 11:23:31 +00:00
6 lines
107 B
Verilog
6 lines
107 B
Verilog
module sub_5op(
|
|
input [11:0] a, b, c, d, e,
|
|
output [11:0] y
|
|
);
|
|
assign y = a - b + c - d + e;
|
|
endmodule
|