mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-26 22:03:36 +00:00
8 lines
119 B
Verilog
8 lines
119 B
Verilog
// Shouldnt generate csa tree
|
|
|
|
module add_chain_2(
|
|
input [7:0] a, b,
|
|
output [7:0] y
|
|
);
|
|
assign y = a + b;
|
|
endmodule
|