3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-23 02:19:47 +00:00
yosys/frontends/verilog
2024-09-29 17:03:01 -04:00
..
.gitignore
const2ast.cc
Makefile.inc
preproc.cc set default_nettype to wire for resetall 2022-08-10 13:28:19 +02:00
preproc.h
verilog_frontend.cc read_verilog: Add missing defaults for flags 2024-05-07 20:25:36 +02:00
verilog_frontend.h
verilog_lexer.l fmt: %t/$time support 2023-08-11 04:46:52 +02:00
verilog_parser.y Added cast to type support (#4284) 2024-09-29 17:03:01 -04:00