yosys/tests/techmap/recursive_map.v at 6a93a94d9ffa31ea4d3f72b28c21b3e0f5fbae68 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2026-03-01 11:16:55 +00:00

Eddie Hung fce8dc7db2 Add test

2019-08-20 20:05:16 -07:00

4 lines

66 B

Verilog

Raw Blame History

 module sub;
     sub _TECHMAP_REPLACE_ ();
     bar f0();
 endmodule