mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-19 10:52:03 +00:00
Code Activity
yosys/techlibs/xilinx
History
Marcin Kościelnicki 7a9081440c xilinx: Add simulation models for MULT18X18* and DSP48A*. 
This adds simulation models for the following primitives:

- MULT18X18 and MULT18X18S (Virtex 2*, Spartan 3)
- MULT18X18SIO (Spartan 3E, Spartan 3A)
- DSP48A (Spartan 3A DSP) — implemented in terms of DSP48A1
- DSP48A1 (Spartan 6)
2019-11-19 01:00:58 +01:00
..
tests
.gitignore
abc9_map.v Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_model.v Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_unmap.v Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_xc7.box Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_xc7.lut Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_xc7_nowide.lut Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
arith_map.v
brams_init.py
cells_map.v
cells_sim.v xilinx: Add simulation models for MULT18X18* and DSP48A*. 2019-11-19 01:00:58 +01:00
cells_xtra.py xilinx: Add simulation models for MULT18X18* and DSP48A*. 2019-11-19 01:00:58 +01:00
cells_xtra.v xilinx: Add simulation models for MULT18X18* and DSP48A*. 2019-11-19 01:00:58 +01:00
lut_map.v
lutrams.txt
lutrams_map.v
Makefile.inc synth_xilinx: Merge blackbox primitive libraries. 2019-11-06 15:11:27 +01:00
mux_map.v
synth_xilinx.cc synth_xilinx: Merge blackbox primitive libraries. 2019-11-06 15:11:27 +01:00
xc3s_mult_map.v xilinx: Support multiplier mapping for all families. 2019-10-22 18:06:57 +02:00
xc3sda_dsp_map.v xilinx: Support multiplier mapping for all families. 2019-10-22 18:06:57 +02:00
xc4v_dsp_map.v xilinx: Support multiplier mapping for all families. 2019-10-22 18:06:57 +02:00
xc5v_dsp_map.v xilinx: Support multiplier mapping for all families. 2019-10-22 18:06:57 +02:00
xc6s_brams.txt
xc6s_brams_map.v
xc6s_dsp_map.v xilinx: Support multiplier mapping for all families. 2019-10-22 18:06:57 +02:00
xc6s_ff_map.v
xc7_brams_map.v
xc7_dsp_map.v xilinx: Support multiplier mapping for all families. 2019-10-22 18:06:57 +02:00
xc7_ff_map.v
xc7_xcu_brams.txt xilinx: Add support for UltraScale[+] BRAM mapping 2019-10-23 11:47:37 +01:00
xcu_brams_map.v xilinx: Add support for UltraScale[+] BRAM mapping 2019-10-23 11:47:37 +01:00
xcu_dsp_map.v xilinx: Support multiplier mapping for all families. 2019-10-22 18:06:57 +02:00
xcup_urams.txt xilinx: Add URAM288 mapping for xcup 2019-10-23 11:47:44 +01:00
xcup_urams_map.v xilinx: Add URAM288 mapping for xcup 2019-10-23 11:47:44 +01:00