mirror of
https://github.com/YosysHQ/yosys
synced 2026-08-01 03:44:05 +00:00
edd8ff2c07
The $div and $mod cells use truncating division semantics (rounding towards 0), as defined by e.g. Verilog. Another rounding mode, flooring (rounding towards negative infinity), can be used in e.g. VHDL. The new $divfloor cell provides this flooring division. This commit also fixes the handling of $div in opt_expr, which was previously optimized as if it was $divfloor. |
||
|---|---|---|
| .. | ||
| add.cc | ||
| autoname.cc | ||
| blackbox.cc | ||
| bugpoint.cc | ||
| check.cc | ||
| chformal.cc | ||
| chtype.cc | ||
| connect.cc | ||
| connwrappers.cc | ||
| copy.cc | ||
| cover.cc | ||
| delete.cc | ||
| design.cc | ||
| edgetypes.cc | ||
| exec.cc | ||
| logcmd.cc | ||
| logger.cc | ||
| ltp.cc | ||
| Makefile.inc | ||
| plugin.cc | ||
| portlist.cc | ||
| printattrs.cc | ||
| qwp.cc | ||
| rename.cc | ||
| scatter.cc | ||
| scc.cc | ||
| scratchpad.cc | ||
| select.cc | ||
| setattr.cc | ||
| setundef.cc | ||
| show.cc | ||
| splice.cc | ||
| splitnets.cc | ||
| stat.cc | ||
| tee.cc | ||
| torder.cc | ||
| trace.cc | ||
| write_file.cc | ||