mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
550310e264
This commit:
* renames all remaining instances of "DRAM" (which is ambiguous)
to "LUTRAM" (which is not), finishing the work started in
the commit 698ab9be;
* renames memory rule files to brams.txt/lutrams.txt;
* adds/renames script labels map_bram/map_lutram;
* extracts where necessary script labels map_ffram and map_gates;
* adds where necessary options -nobram/-nolutram.
The end result is that BRAM/LUTRAM/FFRAM aspects of every target
are now consistent with each other.
Per architecture:
* anlogic: rename drams.txt→lutrams.txt, add -nolutram, add
:map_lutram, :map_ffram, :map_gates
* ecp5: rename bram.txt→brams.txt, lutram.txt→lutrams.txt
* efinix: rename bram.txt→brams.txt, add -nobram, add :map_ffram,
:map_gates
* gowin: rename bram.txt→brams.txt, dram.txt→lutrams.txt,
rename -nodram→-nolutram (-nodram still recognized), rename
:bram→:map_bram, :dram→:map_lutram, add :map_ffram, :map_gates
12 lines
653 B
Makefile
12 lines
653 B
Makefile
|
|
OBJS += techlibs/anlogic/synth_anlogic.o
|
|
OBJS += techlibs/anlogic/anlogic_eqn.o
|
|
OBJS += techlibs/anlogic/anlogic_fixcarry.o
|
|
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/cells_map.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/arith_map.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/cells_sim.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/eagle_bb.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/lutrams.txt))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/lutrams_map.v))
|
|
$(eval $(call add_share_file,share/anlogic,techlibs/anlogic/lutram_init_16x4.vh))
|