mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
14 lines
237 B
Text
14 lines
237 B
Text
read_verilog splice.v
|
|
hierarchy -check; opt
|
|
copy test gold
|
|
|
|
cd test
|
|
splice
|
|
# show
|
|
|
|
cd ..
|
|
rename test gate
|
|
miter -equiv -make_assert -make_outputs gold gate miter
|
|
|
|
flatten miter
|
|
sat -verify -prove-asserts -show-inputs -show-outputs miter
|