mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-01 02:18:47 +00:00
On a representative design (Minerva SoC) this reduces VCD file size by ~20× and runtime by ~3×. |
||
---|---|---|
.. | ||
cxxrtl.cc | ||
cxxrtl.h | ||
cxxrtl_capi.cc | ||
cxxrtl_capi.h | ||
cxxrtl_vcd.h | ||
Makefile.inc |