3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-09 02:41:58 +00:00
yosys/tests
Martin Povišer b0045300fd booth: Cut down the test
Cut the test down from taking ~25 s to ~3 s.
2023-09-28 11:55:51 +02:00
..
aiger
arch put back previous test state, due to default change 2023-08-29 10:21:58 +02:00
asicworld
bind
blif Adding check for BLIF names command input plane size. 2022-08-21 23:18:20 -05:00
bram
errors
fmt cxxrtl: include iostream when prints are used 2023-08-17 07:08:22 +02:00
fsm
hana
liberty fix file rights 2023-05-17 13:39:57 +02:00
lut
memfile
memlib More tests in memlib/generate.py 2023-02-21 05:23:15 +13:00
memories
opt opt_expr: Fix 'signed X>=0' replacement for wide output ports 2023-08-01 13:50:12 +01:00
opt_share
proc proc_clean: only consider fully-defined switch operands too. 2023-08-12 02:46:31 +02:00
realmath
rpc
sat
select
share
sim Replace GNU specific invocation of basename(1) with the equivalent 2022-10-23 11:02:18 +13:00
simple verilog: Support module-scoped task/function calls 2022-10-29 15:14:11 -04:00
simple_abc9
smv
sva verific: Use new value change logic also for $stable of wide signals. 2022-05-11 13:05:27 +02:00
svinterfaces Resolve package types in interfaces (#3658) 2023-02-12 18:25:39 -05:00
svtypes Corrected handling of nested typedefs of struct/union 2023-07-20 23:39:44 -04:00
techmap booth: Cut down the test 2023-09-28 11:55:51 +02:00
tools support file locations containing spaces 2022-08-08 20:30:50 +02:00
unit
various ast: use new format string helpers. 2023-08-11 04:46:52 +02:00
verific verific: Add test of accurate semantics in memory inference 2023-09-18 16:37:15 +02:00
verilog fix width of post-increment/decrement expressions 2023-09-18 23:46:06 -04:00
vloghtb
xprop xprop tests: Make iverilog invocation more portable 2023-02-13 16:54:11 +01:00
gen-tests-makefile.sh Out of bounds checking for struct/union members 2023-02-19 23:25:08 +01:00