mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-25 15:09:34 +00:00
Code Activity
yosys/passes/proc
History
Clifford Wolf 53655d173b Added $global_clock verilog syntax support for creating $ff cells
2016-10-14 12:33:56 +02:00
..
Makefile.inc
proc.cc
proc_arst.cc
proc_clean.cc
proc_dff.cc Added $global_clock verilog syntax support for creating $ff cells 2016-10-14 12:33:56 +02:00
proc_dlatch.cc
proc_init.cc
proc_mux.cc
proc_rmdead.cc