mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
5 lines
113 B
Systemverilog
5 lines
113 B
Systemverilog
// This is used by the load_and_derive test.
|
|
|
|
module ondemand (iface intf);
|
|
assign intf.y = ~intf.x;
|
|
endmodule
|