mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 01:54:10 +00:00
Code Activity
yosys/frontends/ast
History
whitequark 66d0ed2bcc ast/simplify: don't bitblast async ROMs declared as logic. 
Fixes #2020.
2020-05-05 04:16:59 +00:00
..
ast.cc Clear current_scope when done with RTLIL generation, fixes #1837 2020-04-22 14:51:20 +02:00
ast.h Add LookaheadRewriter for proper bitselwrite support 2020-04-16 12:11:07 +02:00
dpicall.cc Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
genrtlil.cc ilang, ast: Store parameter order and default value information. 2020-04-21 19:09:00 +02:00
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
simplify.cc ast/simplify: don't bitblast async ROMs declared as logic. 2020-05-05 04:16:59 +00:00