3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-26 02:25:35 +00:00
yosys/techlibs/quicklogic
2025-03-06 12:54:36 +01:00
..
common synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
pp3 synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
qlf_k6n10f quicklogic: update dspv2_sim.v to v1.1 Feb21 2025-03-06 11:25:01 +01:00
.gitignore add dsp inference 2023-12-04 15:52:02 +01:00
Makefile.inc synth_quicklogic: add -dspv2 to opt into v2 DSP blocks 2025-02-27 17:41:57 +01:00
ql_bram_merge.cc Fix Windows build by forcing initialization order, fixes #4068 2024-01-02 11:26:48 +01:00
ql_bram_types.cc add dsp inference 2023-12-04 15:52:02 +01:00
ql_dsp.cc qlf_k6n10f: New ql_dsp pass, move to DSPV2 2025-02-20 11:30:17 +01:00
ql_dsp.pmg qlf_k6n10f: New ql_dsp pass, move to DSPV2 2025-02-20 11:30:17 +01:00
ql_dsp_io_regs.cc Fix Windows build by forcing initialization order, fixes #4068 2024-01-02 11:26:48 +01:00
ql_dsp_macc.cc ql_dsp_macc: whitespace. NFC 2025-02-27 17:41:57 +01:00
ql_dsp_macc.pmg ql_dsp_macc: Tune DSP inference code 2023-12-04 15:52:02 +01:00
ql_dsp_simd.cc quicklogic: ql_dsp_simd remove unused MODE_BITS packing 2025-03-06 12:54:36 +01:00
synth_quicklogic.cc ql_dsp_macc: dspv2 2025-02-27 17:41:57 +01:00