mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-23 01:41:28 +00:00
Code Activity
yosys/frontends/verilog
History
Xing Guo 3d2bb1db17 verilog_parser: replace manual AST node allocation with typed midrule actions 
Use Bison's typed midrule actions to construct AST_FCALL nodes
with std::unique_ptr, replacing manual 'new' and extra->ast_stack
management. This improves type safety, ensures proper ownership, and
eliminates potential memory leaks.

Ref: https://www.gnu.org/software/bison/manual/html_node/Typed-Midrule-Actions.html
2025-09-13 11:23:42 +08:00
..
.gitignore read_verilog, ast: use unified locations in errors and simplify dependencies 2025-08-11 13:34:10 +02:00
const2ast.cc const2ast: fix for consistency with previous diagnostics behavior 2025-08-11 13:34:10 +02:00
Makefile.inc verilog: fix build dependency graph 2025-08-11 13:34:10 +02:00
preproc.cc Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
preproc.h preproc: formatting 2025-08-11 13:34:10 +02:00
verilog_error.cc Use C++ stringf machinery in verilog_error 2025-09-12 06:21:56 +00:00
verilog_error.h Use C++ stringf machinery in verilog_error 2025-09-12 06:21:56 +00:00
verilog_frontend.cc Merge pull request #5341 from rocallahan/more-varargs-conversion 2025-09-12 18:09:42 +02:00
verilog_frontend.h const2ast: fix for consistency with previous diagnostics behavior 2025-08-11 13:34:10 +02:00
verilog_lexer.h verilog_lexer: refactor 2025-08-11 13:34:10 +02:00
verilog_lexer.l Merge pull request #5332 from YosysHQ/parse_specify-rebased 2025-09-09 21:53:04 +02:00
verilog_location.h verilog: Fix missing sstream include 2025-08-21 08:26:20 +01:00
verilog_parser.y verilog_parser: replace manual AST node allocation with typed midrule actions 2025-09-13 11:23:42 +08:00