This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-27 09:49:25 +00:00
Code
Activity
653edd7a2f
yosys
/
techlibs
/
common
History
Clifford Wolf
014a41fcf3
Implemented recursive techmap
2014-08-03 12:40:43 +02:00
..
blackbox.sed
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
2013-11-24 20:44:00 +01:00
Makefile.inc
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
pmux2mux.v
Added techlibs/common/pmux2mux.v
2014-01-17 20:06:15 +01:00
simcells.v
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
simlib.v
Bugfix in simlib.v for iverilog
2014-07-29 19:23:31 +02:00
techmap.v
Implemented recursive techmap
2014-08-03 12:40:43 +02:00