3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 21:50:54 +00:00
yosys/frontends/verilog
2025-08-11 13:34:10 +02:00
..
.gitignore read_verilog, ast: use unified locations in errors and simplify dependencies 2025-08-11 13:34:10 +02:00
const2ast.cc const2ast: fix for consistency with previous diagnostics behavior 2025-08-11 13:34:10 +02:00
Makefile.inc verilog: fix build dependency graph 2025-08-11 13:34:10 +02:00
preproc.cc preproc: formatting 2025-08-11 13:34:10 +02:00
preproc.h preproc: formatting 2025-08-11 13:34:10 +02:00
verilog_error.cc verilog_location: rename location to Location to avoid conflict with Pass::location 2025-08-11 13:34:10 +02:00
verilog_error.h verilog_location: rename location to Location to avoid conflict with Pass::location 2025-08-11 13:34:10 +02:00
verilog_frontend.cc verilog_location: rename location to Location to avoid conflict with Pass::location 2025-08-11 13:34:10 +02:00
verilog_frontend.h const2ast: fix for consistency with previous diagnostics behavior 2025-08-11 13:34:10 +02:00
verilog_lexer.h verilog_lexer: refactor 2025-08-11 13:34:10 +02:00
verilog_lexer.l verilog_lexer, verilog_parser: remove comment 2025-08-11 13:34:10 +02:00
verilog_location.h verilog_location: rename location to Location to avoid conflict with Pass::location 2025-08-11 13:34:10 +02:00
verilog_parser.y verilog_location: rename location to Location to avoid conflict with Pass::location 2025-08-11 13:34:10 +02:00