This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-05-06 02:15:17 +00:00
Code
Activity
61d7f1997b
yosys
/
kernel
History
Clifford Wolf
e9a756aa7a
Merge pull request
#1213
from YosysHQ/eddie/wreduce_add
...
wreduce/opt_expr: improve width reduction for $add and $sub cells
2019-08-07 14:27:35 +02:00
..
bitpattern.h
calc.cc
cellaigs.cc
cellaigs.h
celledges.cc
celledges.h
celltypes.h
consteval.h
cost.h
driver.cc
hashlib.h
log.cc
log.h
macc.h
modtools.h
register.cc
register.h
rtlil.cc
rtlil.h
satgen.h
sigtools.h
utils.h
yosys.cc
yosys.h