mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
fc28bf55aa
This commit tries to carefully follow the documented behavior of LSE
and Synplify. It will use `syn_ramstyle` attribute if there are any
write ports, and `syn_romstyle` attribute otherwise.
* LSE supports both `syn_ramstyle` and `syn_romstyle`.
* Synplify only supports `syn_ramstyle`, with same values as LSE.
* Synplify also supports `syn_rw_conflict_logic`, which is not
documented as supported for LSE.
Limitations of the Yosys implementation:
* LSE/Synplify appear to interpret attribute values insensitive
to case. There is currently no way to do this in Yosys (attrmap
can only change case of attribute names).
* LSE/Synplify support `syn_ramstyle="block_ram,no_rw_check"`
syntax to turn off insertion of transparency logic. There is
currently no way to support multiple valued attributes in
memory_bram. It is also not clear if that is a good idea, since
it can cause sim/synth mismatches.
* LSE/Synplify/1364.1 support block ROM inference from full case
statements. Yosys does not currently perform this transformation.
* LSE/Synplify propagate `syn_ramstyle`/`syn_romstyle` attributes
from the module to the inner memories. There is currently no way
to do this in Yosys (attrmvcp only works on cells and wires).
|
||
|---|---|---|
| .. | ||
| tests | ||
| .gitignore | ||
| abc9_hx.box | ||
| abc9_hx.lut | ||
| abc9_lp.box | ||
| abc9_lp.lut | ||
| abc9_model.v | ||
| abc9_u.box | ||
| abc9_u.lut | ||
| arith_map.v | ||
| brams.txt | ||
| brams_init.py | ||
| brams_map.v | ||
| cells_map.v | ||
| cells_sim.v | ||
| dsp_map.v | ||
| ice40_braminit.cc | ||
| ice40_ffinit.cc | ||
| ice40_ffssr.cc | ||
| ice40_opt.cc | ||
| latches_map.v | ||
| Makefile.inc | ||
| synth_ice40.cc | ||