mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-28 18:29:25 +00:00
6 lines
117 B
Text
6 lines
117 B
Text
logger -expect warning "is implicitly declared." 2
|
|
read_verilog << EOF
|
|
module top(...);
|
|
assign b = w;
|
|
endmodule
|
|
EOF
|