mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 10:35:38 +00:00
3 lines
63 B
Verilog
3 lines
63 B
Verilog
module test(input in, output out);
|
|
assign out = ~in;
|
|
endmodule
|