mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
2e37e62e6b
By operating at a layer of abstraction over the rather clumsy Intel primitives, we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping. This also makes the primitives much easier to manipulate, and more descriptive (no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).
22 lines
953 B
Text
22 lines
953 B
Text
read_verilog ../common/dffs.v
|
|
design -save read
|
|
|
|
hierarchy -top dff
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/intel_alm/common/alm_sim.v -map +/intel_alm/common/dff_sim.v synth_intel_alm -family cyclonev # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dff # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:MISTRAL_FF
|
|
|
|
select -assert-none t:MISTRAL_FF %% t:* %D
|
|
|
|
design -load read
|
|
hierarchy -top dffe
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/intel_alm/common/alm_sim.v -map +/intel_alm/common/dff_sim.v synth_intel_alm -family cyclonev # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dffe # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:MISTRAL_FF
|
|
select -assert-count 1 t:MISTRAL_ALUT3
|
|
|
|
select -assert-none t:MISTRAL_FF t:MISTRAL_ALUT3 %% t:* %D
|