mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
11 lines
206 B
Verilog
11 lines
206 B
Verilog
module top(out, clk, in);
|
|
output [7:0] out;
|
|
input signed clk, in;
|
|
reg signed [7:0] out = 0;
|
|
|
|
always @(posedge clk)
|
|
begin
|
|
out <= out >> 1;
|
|
out[7] <= in;
|
|
end
|
|
endmodule
|