mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-20 14:20:32 +00:00
16 lines
276 B
Verilog
16 lines
276 B
Verilog
module uut_arrays01(clock, we, addr, wr_data, rd_data);
|
|
|
|
input clock, we;
|
|
input [3:0] addr, wr_data;
|
|
output [3:0] rd_data;
|
|
reg [3:0] rd_data;
|
|
|
|
reg [3:0] memory [15:0];
|
|
|
|
always @(posedge clock) begin
|
|
if (we)
|
|
memory[addr] <= wr_data;
|
|
rd_data <= memory[addr];
|
|
end
|
|
|
|
endmodule
|