3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-18 09:12:18 +00:00
yosys/frontends/verilog
Claire Wolf 0610424940
Merge pull request #2005 from YosysHQ/claire/fix1990
Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed offset
2020-05-07 18:11:48 +02:00
..
.gitignore
const2ast.cc
Makefile.inc
preproc.cc
preproc.h
verilog_frontend.cc frontend: cleanup to use more ID::*, more dict<> instead of map<> 2020-05-04 10:48:37 -07:00
verilog_frontend.h frontend: cleanup to use more ID::*, more dict<> instead of map<> 2020-05-04 10:48:37 -07:00
verilog_lexer.l
verilog_parser.y Merge pull request #2005 from YosysHQ/claire/fix1990 2020-05-07 18:11:48 +02:00