mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-04 04:30:24 +00:00
268 lines
No EOL
6.3 KiB
Text
268 lines
No EOL
6.3 KiB
Text
##################################################################
|
|
|
|
read_verilog -sv -icells <<EOT
|
|
|
|
module top(input C, D, E, S, R, output [11:0] Q);
|
|
|
|
$_DFF_P_ ff0 (.C(C), .D(D), .Q(Q[0]));
|
|
$_DFF_PP0_ ff1 (.C(C), .D(D), .R(R), .Q(Q[1]));
|
|
$_DFF_PP1_ ff2 (.C(C), .D(D), .R(R), .Q(Q[2]));
|
|
|
|
assume property (~R || ~S);
|
|
$_DFFSR_PPP_ ff3 (.C(C), .D(D), .R(R), .S(S), .Q(Q[3]));
|
|
$_DFFSR_NNN_ ff4 (.C(C), .D(D), .R(~R), .S(~S), .Q(Q[4]));
|
|
|
|
$_DFFE_PP_ ff5 (.C(C), .D(D), .E(E), .Q(Q[5]));
|
|
|
|
assign Q[11:6] = ~Q[5:0];
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
read_liberty dfflibmap_dffsr_s.lib
|
|
|
|
copy top top_unmapped
|
|
dfflibmap -liberty dfflibmap_dffsr_s.lib top
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
hierarchy -top miter
|
|
# Prove that this is equivalent with the assumption
|
|
sat -verify -prove-asserts -set-assumes -enable_undef -set-init-undef -show-public -seq 3 miter
|
|
# Prove that this is NOT equivalent WITHOUT the assumption
|
|
sat -falsify -prove-asserts -enable_undef -set-init-undef -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -reset
|
|
read_verilog -sv -icells <<EOT
|
|
|
|
module top(input C, D, E, S, R, output [11:0] Q);
|
|
|
|
$_DFF_P_ ff0 (.C(C), .D(D), .Q(Q[0]));
|
|
$_DFF_PP0_ ff1 (.C(C), .D(D), .R(R), .Q(Q[1]));
|
|
$_DFF_PP1_ ff2 (.C(C), .D(D), .R(R), .Q(Q[2]));
|
|
|
|
assume property (~R || ~S);
|
|
$_DFFSR_PPP_ ff3 (.C(C), .D(D), .R(R), .S(S), .Q(Q[3]));
|
|
$_DFFSR_NNN_ ff4 (.C(C), .D(D), .R(~R), .S(~S), .Q(Q[4]));
|
|
|
|
$_DFFE_PP_ ff5 (.C(C), .D(D), .E(E), .Q(Q[5]));
|
|
|
|
assign Q[11:6] = ~Q[5:0];
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
read_liberty dfflibmap_dffsr_r.lib
|
|
|
|
copy top top_unmapped
|
|
dfflibmap -liberty dfflibmap_dffsr_r.lib top
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
hierarchy -top miter
|
|
# Prove that this is equivalent with the assumption
|
|
sat -verify -prove-asserts -set-assumes -enable_undef -set-init-undef -show-public -seq 3 miter
|
|
# Prove that this is NOT equivalent WITHOUT the assumption
|
|
sat -falsify -prove-asserts -enable_undef -set-init-undef -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -reset
|
|
read_verilog -sv -icells <<EOT
|
|
|
|
module top(input C, D, E, S, R, output [11:0] Q);
|
|
|
|
$_DFF_P_ ff0 (.C(C), .D(D), .Q(Q[0]));
|
|
$_DFF_PP0_ ff1 (.C(C), .D(D), .R(R), .Q(Q[1]));
|
|
$_DFF_PP1_ ff2 (.C(C), .D(D), .R(R), .Q(Q[2]));
|
|
|
|
// no assume when mapping to X
|
|
$_DFFSR_PPP_ ff3 (.C(C), .D(D), .R(R), .S(S), .Q(Q[3]));
|
|
$_DFFSR_NNN_ ff4 (.C(C), .D(D), .R(~R), .S(~S), .Q(Q[4]));
|
|
|
|
$_DFFE_PP_ ff5 (.C(C), .D(D), .E(E), .Q(Q[5]));
|
|
|
|
assign Q[11:6] = ~Q[5:0];
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
read_liberty dfflibmap_dffsr_x.lib
|
|
opt
|
|
|
|
copy top top_unmapped
|
|
dfflibmap -liberty dfflibmap_dffsr_x.lib top
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
hierarchy -top miter
|
|
|
|
# Prove that this is equivalent
|
|
sat -verify -prove-asserts -set-init-undef -show-public -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -reset
|
|
read_verilog -sv -icells <<EOT
|
|
|
|
module top(input C, D, E, S, R, output [11:0] Q);
|
|
|
|
$_DFF_P_ ff0 (.C(C), .D(D), .Q(Q[0]));
|
|
$_DFF_PP0_ ff1 (.C(C), .D(D), .R(R), .Q(Q[1]));
|
|
$_DFF_PP1_ ff2 (.C(C), .D(D), .R(R), .Q(Q[2]));
|
|
|
|
// Formal checking of directly instantiated DFFSR doesn't work at the moment
|
|
// likely due to an equiv_induct -set-assumes assume bug #5196
|
|
|
|
// no assume when mapping to unset clear_preset_var
|
|
$_DFFSR_PPP_ ff3 (.C(C), .D(D), .R(R), .S(S), .Q(Q[3]));
|
|
$_DFFSR_NNN_ ff4 (.C(C), .D(D), .R(~R), .S(~S), .Q(Q[4]));
|
|
|
|
$_DFFE_PP_ ff5 (.C(C), .D(D), .E(E), .Q(Q[5]));
|
|
|
|
assign Q[11:6] = ~Q[5:0];
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
read_liberty dfflibmap_dffn_dffe.lib
|
|
read_liberty dfflibmap_dffsr_not_next.lib
|
|
|
|
copy top top_unmapped
|
|
dfflibmap -liberty dfflibmap_dffn_dffe.lib -liberty dfflibmap_dffsr_not_next.lib top
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
hierarchy -top miter
|
|
|
|
# Prove that this is equivalent
|
|
sat -verify -prove-asserts -set-init-undef -show-public -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -reset
|
|
read_verilog -sv -icells <<EOT
|
|
|
|
module top(input C, D, E, S, R, output [11:0] Q);
|
|
|
|
$_DFF_P_ ff0 (.C(C), .D(D), .Q(Q[0]));
|
|
$_DFF_PP0_ ff1 (.C(C), .D(D), .R(R), .Q(Q[1]));
|
|
$_DFF_PP1_ ff2 (.C(C), .D(D), .R(R), .Q(Q[2]));
|
|
|
|
assume property (~R || ~S);
|
|
$_DFFSR_PPP_ ff3 (.C(C), .D(D), .R(R), .S(S), .Q(Q[3]));
|
|
$_DFFSR_NNN_ ff4 (.C(C), .D(D), .R(~R), .S(~S), .Q(Q[4]));
|
|
|
|
$_DFFE_PP_ ff5 (.C(C), .D(D), .E(E), .Q(Q[5]));
|
|
|
|
assign Q[11:6] = ~Q[5:0];
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
read_liberty dfflibmap_dffsr_not_next_l.lib
|
|
|
|
copy top top_unmapped
|
|
dfflibmap -liberty dfflibmap_dffsr_not_next_l.lib top
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
hierarchy -top miter
|
|
|
|
# Prove that this is equivalent with the assumption
|
|
sat -verify -prove-asserts -set-assumes -enable_undef -set-init-undef -show-public -seq 3 miter
|
|
# Prove that this is NOT equivalent WITHOUT the assumption
|
|
sat -falsify -prove-asserts -enable_undef -set-init-undef -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
|
|
module top(input C, D, E, S, R, output Q);
|
|
// DFFSR with priority R over S
|
|
always @(posedge C, posedge R, posedge S)
|
|
if (R == 1)
|
|
Q <= 0;
|
|
else if (S == 1)
|
|
Q <= 1;
|
|
else
|
|
Q <= D;
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
read_liberty dfflibmap_dffn_dffe.lib
|
|
read_liberty dfflibmap_dffsr_not_next.lib
|
|
|
|
copy top top_unmapped
|
|
simplemap top
|
|
dfflibmap -liberty dfflibmap_dffn_dffe.lib -liberty dfflibmap_dffsr_not_next.lib top
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
equiv_make top top_unmapped equiv
|
|
equiv_induct -set-assumes equiv
|
|
equiv_status -assert equiv
|
|
|
|
##################################################################
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
|
|
module top(input C, D, R, output Q);
|
|
// DFF with preset
|
|
always @(posedge C or negedge R) begin
|
|
if (!R) Q <= 1'b1;
|
|
else Q <= D;
|
|
end
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
read_liberty dfflibmap_dffn_dffe.lib
|
|
read_liberty dfflibmap_dff_not_next.lib
|
|
|
|
copy top top_unmapped
|
|
simplemap top
|
|
dfflibmap -liberty dfflibmap_dffn_dffe.lib -liberty dfflibmap_dff_not_next.lib top
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
equiv_make top top_unmapped equiv
|
|
equiv_induct -set-assumes equiv
|
|
equiv_status -assert equiv |