mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-11 21:50:54 +00:00
5 lines
169 B
Verilog
5 lines
169 B
Verilog
// Regression test for bug mentioned in #5160:
|
|
// https://github.com/YosysHQ/yosys/pull/5160#issuecomment-2983643084
|
|
module top;
|
|
initial $display( "\\" );
|
|
endmodule
|