3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-26 17:12:38 +00:00
yosys/techlibs/xilinx
2019-08-23 12:22:46 -07:00
..
tests
.gitignore
abc_xc7.box
abc_xc7.lut
abc_xc7_nowide.lut
arith_map.v
brams_init.py
cells_map.v
cells_sim.v Forgot one 2019-08-23 11:23:50 -07:00
cells_xtra.sh
cells_xtra.v
ff_map.v
lut_map.v
lutrams.txt
lutrams_map.v
Makefile.inc
mux_map.v
synth_xilinx.cc xilinx_srl now copes with word-level flops $dff{,e} 2019-08-23 12:22:46 -07:00
xc6s_brams.txt
xc6s_brams_bb.v
xc6s_brams_map.v RST -> RSTBRST for RAMB8BWER 2019-07-29 16:05:44 -07:00
xc7_brams.txt
xc7_brams_bb.v
xc7_brams_map.v