mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-26 18:48:51 +00:00
Tiny nit, but the description of `RTLIL::Wire` was using MSB and LSB to refer to the least and most significant *bits* of a wire and not Bytes, which should be referred to using LSb and MSb instead |
||
|---|---|---|
| .. | ||
| index.rst | ||
| rtlil_rep.rst | ||